Appendix A. Instruction Set Summary
The instructions supported on the Cortex-M0 processor include those shown in the following table:
| Syntax (Unified Assembly Language) | Description |
|---|---|
| ADCS <Rd>, <Rm> | ADD with carry and update APSR |
| ADDS <Rd>, <Rn>, <Rm> | ADD registers and update APSR |
| ADDS <Rd>, <Rn>, #immed3 | ADD register and a 3-bit immediate value |
| ADDS <Rd>, #immed8 | ADD register and an 8-bit immediate value |
| ADD <Rd>, <Rm> | ADD two registers without update APSR |
| ADD <Rd>, SP, <Rd> | ADD the stack pointer to a register |
| ADD SP, <Rm> | ADD a register to the stack pointer |
| ADD <Rd>, SP, #immed8 | ADD a stack pointer with an immediate value; Rd = SP + ZeroExtend(#immed8 <<2) |
| ADD SP, SP, #immed7 | ADD an immediate value to the stack pointer; SP = SP + ZeroExtend(#immed7 <<2) |
| ADR <Rd>, ... |
Get The Definitive Guide to the ARM Cortex-M0 now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
