Fault Handling
Abstract
This chapter provides an overview of the fault exception mechanism of the Cortex-M processor, various situations of how fault exceptions are triggered, how to analyze the faults, handle the faults and differences of fault handling features in ARMv6-M compared to ARMv7-M architecture. This chapter also explains the LOCKUP situation—where a fault cannot be handled.
Keywords
Error handling; Fault analysis; Fault exception overview; Lockup state; Reasons for HardFault; Recommendations11.1. Fault Exception Overview
Get The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.