APPENDIX D

Nested Vectored Interrupt Controller and System Control Block Registers Quick Reference

Table D.1

Interrupt Controller Type Register (0xE000E004)

BitsNameTypeReset ValueDescription
4:0INTLINESNUMRNumber of interrupt inputs in steps of 320 = 1–321 = 33–64…

Image

Table D.2

Auxiliary Control Register (0xE000E008)

BitsNameTypeReset ValueDescription
2DISFOLDR/W0When this bit is set, it disables the overlapping of the IT execution cycle with another instruction. The overlapping (called IT folding) is an optimization to allow faster execution of conditional execution.
1DISDEFWBUFR/W0When this bit is set, it disables the use of write buffers within the ...

Get The Definitive Guide to the ARM Cortex-M3, 2nd Edition now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.