Skip to Main Content
The Essential Guide to Serial ATA and SATA Express
book

The Essential Guide to Serial ATA and SATA Express

by David A. Deming
October 2014
Intermediate to advanced content levelIntermediate to advanced
496 pages
15h 38m
English
Auerbach Publications
Content preview from The Essential Guide to Serial ATA and SATA Express
SATA Transport Layer 233
4.2.8 WRITE DMA QUEUED Example
Note: Serial implementations of ATA devices may choose to not implement the parallel implementation
of ATA queuing in favor of a more efficient serial implementation queuing mechanism.
1. Prior to the command being issued to the device, the host driver software programs the host-side
DMA controller with the memory address pointer(s) and the transfer direction, and arms the
DMA controller (enables the “run” flag).
2. The host driver software issues the command to the device by writing the Shadow Command
Block and Shadow Control Block (Command register last).
In response to the Shadow Command Register being written, the host adapter sets the BSY
bit in the Shadow Status register ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Advances in Non-volatile Memory and Storage Technology

Advances in Non-volatile Memory and Storage Technology

Yoshio Nishi
Implementing IBM FlashSystem 900 Model AE3

Implementing IBM FlashSystem 900 Model AE3

Detlef Helmbrecht, Jim Cioffi, David Gimpl, Jon Herd, Christian Karpp, Katja Kratt, Eike Schenk

Publisher Resources

ISBN: 9781482243314