O'Reilly logo

The Unabridged Pentium 4 IA32 Processor Genealogy by Bob Colwell, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

MSRs Added

Table 24-13 on page 613 identifies the MSRs implemented in the Pentium® Pro.

Some Notes

Please note the following:

  • The Time Stamp Counter (TSC) register was introduced in the Pentium® and is present in all subsequent IA32 processors. All of the other MSRs shown in the table were introduced in the Pentium® Pro.

  • Although the Pentium® Pro does not implement the Pentium®-specific P5_MC_ADDR and P5_MC_TYPE registers [see “Machine Check Architecture (MCA)” on page 504], accesses attempted to these registers will not cause an exception.

  • The Pentium® Pro does not implement the Pentium®-specific CESR (Performance Counter Event Select Register), or the CTR0 and CTR1 registers and access attempts to these registers will cause an exception.

  • Although ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required