O'Reilly logo

The Unabridged Pentium 4 IA32 Processor Genealogy by Bob Colwell, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

The IO APIC

The Purpose of the IO APIC

When a device adapter issues an interrupt request to a processor, it is issued in one of two forms:

The IO APIC is incorporated within the chipset and its inputs are connected to the IRQ lines (and possibly to the SMI# signal line). When a device adapter asserts an IRQ line or when the system board logic asserts the SMI# signal, the IO APIC converts this into an interrupt message and transmits it to the processors either over the 3-wire APIC bus (for the Pentium® and P6 processors families; see Figure 61-28 on page 1568), or the FSB ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required