Skip to Main Content
The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
book

The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition

by Lyla B. Das
May 2024
Intermediate to advanced content levelIntermediate to advanced
665 pages
23h 2m
English
Pearson India
Content preview from The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
200 THE x86 MICROPROCESSORS
Table 6.1 | (continued)
Pin No. Designation Function Type
33
MN / MX This pin is used to select the mode of
operation – minimum or maximum. For
minimum mode, the pin is to be connected
to the 5 V supply
Input
34 BHE / S7 The ‘Bus High Enable’ is a logic low signal
which is used to enable the ‘high memory
bank‘ of the data bus – the D
8
–D
15
lines
become active then. The status of this pin is
latched along with the address information.
This is multiplexed with the status pin S
7
,
which is always 1
Output
1, 20 GND ‘Ground’ – The common point is to be
connected to two pins. Two Ground
pins are used so as to prevent having
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Microprocessors and Microcontrollers  by Pearson

Microprocessors and Microcontrollers by Pearson

Lyla B Das

Publisher Resources

ISBN: 9781282663169