In that case, it asks for extra time to complete its activity i.e., extra ‘wait’ states are inserted into the
bus cycle. ese extra wait states are inserted when the READY signal is low. For slow peripherals/
memory, a wait state generator can be added in the system. If wait states are not needed, READY
is found to be high when it is sampled. However, why would READY be connected to the clock
generator IC? is is to synchronize it with the clock signal. READY may appear at any time, but
the 8284A sends it to the 8086 only at the trailing edge of the clock.
6.1.9|Reset
An active low RES signal from the ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.