4.3.4 An event-driven scheme of execution

The need for a mechanism that schedules process execution

Recall the concurrent SystemVerilog constructs introduced in section 4.3.2.

25CB Continuous assignment.

25CB Procedural blocks always_comb, always_ff, and always_latch (for circuit modeling).

25CB Procedural blocks always, initial, and final (for testbenches).

Simulation must, of course, yield the same result as if the many processes present in a circuit model ...

Get Top-Down Digital VLSI Design now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.