Book description
This book will explain how to verify SoC (Systems on Chip) logic designs using “formal and “semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.• First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.• Formal verification of high-level designs (RTL or higher).• Verification techniques are discussed with associated system-level design methodology.
Table of contents
- Copyright
- The Morgan Kaufmann Series in Systems on Silicon
- Acknowledgments
- 1. Introduction
- 2. Higher-Level Design Methodology and Associated Verification Problems
-
3. Basic Technology for Formal Verification
- 3.1. The Boolean Satisfiability Problem
- 3.2. The DPLL Algorithm
- 3.3. Enhancements to Modern SAT Solvers
- 3.4. Capabilities of Modern SAT Solvers
- 3.5. Binary Decision Diagrams
- 3.6. Automatic Test Pattern Generation Engines
- 3.7. SAT, BDD, and ATPG Engines for Validation
- 3.8. Theorem-Proving and Decision Procedures
-
References
-
4. Verification Algorithms for FSM Models
- 4.1. Combinational Equivalence Checking
- 4.2. Model Checking
- 4.3. Semi-Formal Verification Techniques
- 4.4. Conclusion
-
References
- 5. Static Checking of Higher-Level Design Descriptions
-
6. Equivalence Checking on Higher-Level Design Descriptions
- 6.1. Introduction
- 6.2. High-Level Design Flow from the Viewpoint of Equivalence Checking
- 6.3. Symbolic Simulation for Equivalence Checking
- 6.4. Equivalence-Checking Methods Based on the Identification of Differences between two Descriptions
- 6.5. Further Improvement on the Use of Differences between Two Descriptions
-
References
-
7. Model Checking on Higher-Level Design Descriptions
- 7.1. Introduction
- 7.2. Goal of Synchronization Verification in High-Level Designs
- 7.3. Model Checking and High-Level Design Descriptions
- 7.4. Brief Review of SpecC and Its Semantics for Synchronization Verification
-
7.5. Synchronization Verification Framework
- 7.5.1. From SpecC to Boolean SpecC
- 7.5.2. From Boolean SpecC to Mathematical Representations of Equalities/Inequalities
- 7.5.3. Verification Method
- 7.5.4. Validating the Abstract Counterexample
- 7.5.5. Checking for Race Conditions
- 7.5.6. Renaming Variables
- 7.5.7. Predicate Discovery and Boolean SpecC Refinement
- 7.6. Experimental Results
-
References
- 8. Simulation-Based Verification Techniques for System-Level Designs
- 9. Conclusion
Product information
- Title: Verification Techniques for System-Level Design
- Author(s):
- Release date: July 2010
- Publisher(s): Morgan Kaufmann
- ISBN: 9780080553139
You might also like
book
The Inner Building Blocks
Agile is the ability to quickly and naturally adapt to respond to changes. Most companies are …
book
Let’s Talk About It: Turning Confrontation into Collaboration at Work
From the bestselling author of Carrots and Sticks Don’t Work—proven communication techniques for turning workplace confrontations …
book
Computational Modelling of Objects Represented in Images III
Computational Modelling of Objects Represented in Images: Fundamentals, Methods and Applications III contains all contributions presented …
book
Audit Planning: A Risk-Based Approach
More now than ever before, auditing is in the spotlight; legislators, regulators, and top executives in …