Chapter 21 The Cyclic Redundancy Check (CRC)

The Cyclic Redundancy Check (CRC) is a method for checking a sequence of bits for errors. It is similar to the checksum, but more robust because there is a much smaller probability that the sequence can have errors that are not detected. The CRC is commonly used in data communications.

The mathematics of the CRC is beyond the scope of this textbook. From a practical point of view, it is important to know that the CRC is based on the Linear Feedback Shift Register (LFSR) which discussed in a previous chapter. The CRC uses the LFSR to take in the stream of bits of a given length, called a frame, and produce a Frame Check Sequence (FCS), which is simply a short sequence of bits. The FCS is then tacked ...

Get Verilog Designer’s Library now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.