O'Reilly logo

Verilog Designer’s Library by Cupertino CA Bob Zeidman - Zeidman Consulting

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Chapter 4 Synthesis Issues

This chapter gives a description of issues and problems that arise when a synthesis program takes your well-written RTL code and creates gate level code from it. Despite the best efforts of the tool and the programmers that wrote it, the software will need to make certain assumptions that may not match the assumptions that you, the designer, had in mind. Also, due to subtle limitations in the simulation software, the RTL code and the gate level code may not produce identical simulation results. By going over the examples in this chapter, you will be prepared for these types of problems. You will then be able to find and fix the problem quickly, becoming a hero to the design team and a valued employee at your organization. ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required