Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 8. Placement

8.1 Global Floorplanning of Hierarchical Units

Prior to detailed placement of cells in block netlists (and the global cells at the top of the SoC hierarchy), a physical floorplan of the chip design is required. As briefly described in Section 3.1, the floorplan typically represents the first level of the SoC model hierarchy; it is uncommon to further develop a “floorplan within a floorplan” for the physical design of subsequent levels of the SoC hierarchy. The glue logic functionality at the top hierarchical level is commonly allocated to channels between block floorplan boundaries. An alternative methodology would be to define abutting block floorplan regions and insert global glue logic within various blocks. The advantage ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645