Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 9. Routing

9.1 Routing Introduction

In early VLSI fabrication processes, the majority of each logic stage delay was associated with the internal circuits. The output loading model used in the cell delay calculation was a summation of the capacitances of the interconnect wires and the input pins of the fan-out cells. Routing tools used this lumped cell load model for timing-driven optimization decisions. As the scaling of VLSI processes progressed, the interconnect wire resistance (per unit length) increased, necessitating a change in the delay model. Replacing the simple stage delay model for a cell to all fan-outs, a more detailed cell plus interconnect R*C delay was introduced, resulting in a unique delay value to individual fan-outs ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645