Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 17. ECOs

17.1 Application of an Engineering Change

An engineering change order (ECO), as introduced in Section 1.1, reflects a netlist-level modification to an existing design. It is applied at a point in the SoC project schedule after the HDL model, the logically equivalent netlist, and the physical implementation have exited the first “design freeze” milestone, in preparation for the initial SoC tapeout. It may also be applied between tapeouts to represent the design changes identified during prototype silicon bring-up. The key methodology impact to the integration of an ECO is that the changes are not a result of the “top-down” RTL-to-netlist-to-physical design flows used during the main project design phase. The ECO design changes ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645