Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 19. Design for Testability Analysis

19.1 Stuck-at Fault Models and Automated Test Pattern Generation (ATPG)

This chapter briefly reviews some of the techniques developed to assist SoC designers prepare an efficient, yet thorough, set of production test patterns. The cost of tester time is a significant contribution to overall product cost and is thus a major consideration when the SoC design and methodology teams are defining the design for testability (DFT) architecture to be incorporated. The tester cost is weighed against the subsequent impact of discovering failures at final product testing or, worse, end customer failures. This DFT assessment helps establish production test coverage targets (and related test escape estimates). ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645