REFERENCES

1. D. Fan, T. Gray, W. Farlow, T. Hughes, W. Liu, and R. Cavin III, “A CMOS parallel adder using wave pipelining,” in Proc. Brown/MIT Conference Advanced Research in VLSI and Parallel Systems, pp. 147–164, March 1992.

2. D. Ghosh and S. K. Nandy, “Design and Realization of high-performance wave-pipelined 8x8b multiplier in CMOS technology,” IEEE Trans. VLSI Systems, vol. 3, no. 1, pp. 36–48, March 1995.

3. C. T. Gray, W. Liu, and R. Cavin III, “Timing constraints for wave-pipelined systems,” IEEE Trans. on Computer-Aided Design, vol. 13, no. 8, pp. 987–1004, Aug. 1994.

4. C. T. Gray, W. Liu, and R. Cavin III, Wave Pipelining: Thoery and CMOS Implementation. Kluwer, 1994.

5. W.-H. Lien and P. Burleson, “Wave-domino logic: theory and applications,” IEEE Trans. Circuits and Systems, Part II–Analog and Digital Signal Processing, vol. 42, no. 2, pp. 78–90, Feb. 1995.

6. V. Nguyen, W. Liu, C. T. Gray, and R. Cavin III, “A CMOS multiplier using wave-pipelining,” in Proc. Custom Integrated Circuits Conference, pp. 147–164, May 1993.

7. E. Brunvand, “Using FPGAs to implement self-timed systems,” Journal of VLSI Signal Processing, vol. 6, pp. 173-190, 1993.

8. E. Brunvand, “Designing self-timed systems using concurrent programs,” Journal of VLSI Signal Processing, vol. 7, pp. 47–59, Feb. 1994.

9. P. Day and V. Woods, “Investigation into micropipeline latch design styles,” IEEE Trans. on VLSI Systems, vol. 3, no. 2, pp. 264–272, June 1995.

10. M. E.Dean, D. L. Dill, and M. Horowitz, ...

Get VLSI Digital Signal Processing Systems: Design and Implementation now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.