VLSI Digital Signal Processing Systems: Design and Implementation

REFERENCES

1. A. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools. Addison-Wesley, 1986.

2. K. K. Parhi and D. G. Messerschmitt, “Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding,” IEEE Trans. on Computers, vol. 40, no. 2, pp. 178–195, Feb. 1991.

3. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters–part I: pipelining using scattered look-ahead and decomposition,” IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 37, no. 7, pp. 1099–1117, July 1989.

Fig. 5.32    The DFG for Problem 23.

4. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters− part II: pipelined incremental block filtering,” IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 37, no. 7, pp. 1118–1135, July 1989.

5. A. P. Chandrakasan, A. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, April 1992.

6. K. K. Paxhi, “A systematic approach for design of digit-serial signal processing architectures,” IEEE Trans. on Circuits and Systems, vol. 38, no. 4, pp. 358–375, April 1991.

7. R. I. Hartley and K. K. Parhi, Digit-Serial Computation. Kluwer, 1995.

8. L.-F. Chao and E. Sha, “Retiming and unfolding data-flow graphs,” in Proc. of 1992 International Conference ...