Skip to Main Content
Architecting and Building High-Speed SoCs
book

Architecting and Building High-Speed SoCs

by Mounir Maaref
December 2022
Intermediate to advanced content levelIntermediate to advanced
426 pages
10h 40m
English
Packt Publishing
Content preview from Architecting and Building High-Speed SoCs

9

SoC Design Hardware and Software Integration

In this chapter, you will complete the steps involved in an SoC-based FPGA design. You will download the FPGA binary configuration file describing the ETS SoC to the target hardware board if you have one to hand. If no demo board capable of hosting the ETS SoC hardware design is available, you will still be able to use an emulator platform based on a system model provided by Xilinx to perform some of the SoC system design integration tasks. The virtual system will allow you to boot the SoC CPU, load it with the executable file to simply run it, or proceed to debug the application software on the virtual target as if it was the real hardware hosting it. This chapter is mainly hands-on in that you ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Architecting High-Performance Embedded Systems

Architecting High-Performance Embedded Systems

Jim Ledin
Make: FPGAs

Make: FPGAs

David Romano
Learning FPGAs

Learning FPGAs

Justin Rajewski

Publisher Resources

ISBN: 9781801810999Supplemental Content