Chapter 3

Load/store and branch instructions

Abstract

This chapter begins with a simplified description of the AArch64 architecture, and describes the general and special purpose registers available to the applications programmer. Next, it covers the condition codes that can be appended to certain instructions. Finally, each of the load, store, and the branch instructions are described.

Keywords

CPU components; Data path; AArch64 user registers; Condition flags; Immediate values; Addressing modes; Load and store instructions; Branch instructions

The part of the computer architecture related to programming is referred to as the instruction set architecture (ISA). The ISA is a contract between the hardware and the software. It defines the set of instructions ...

Get ARM 64-Bit Assembly Language now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.