H
Hadoop, WSC batch processing, 437
Half adders, J-2
Half words
aligned/misaligned addresses, A-8
memory address interpretation, A-7 to A-8
MIPS data types, A-34
operand sizes/types, 12
as operand type, A-13 to A-14
Handshaking, interconnection networks, F-10
Hard drive, power consumption, 63
Hard real-time systems, definition, E-3 to E-4
Hardware
as architecture component, 15
cache optimization, 96
compiler scheduling support, L-30 to L-31
compiler speculation support
memory references, H-32
overview, H-27
preserving exception behavior, H-28 to H-32
description notation, K-25
energy/performance fallacies, 56
for exposing parallelism, H-23 to H-27
interconnection networks, F-9
pipeline hazard ...
Get Computer Architecture, 5th Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
