O'Reilly logo

Computer Architecture, 5th Edition by David A. Patterson, John L. Hennessy

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

V

Valid bit
address translation, B-46
block identification, B-7
Opteron data cache, B-14
paged virtual memory, B-56
segmented virtual memory, B-52
snooping, 357
symmetric shared-memory multiprocessors, 366
Value prediction
definition, 202
hardware-based speculation, 192
ILP, 212–213, 220
speculation, 208
VAPI, InfiniBand, F-77
Variable length encoding
control flow instruction branches, A-18
instruction sets, A-22
ISAs, 14
Variables
and compiler technology, A-27 to A-29
CUDA, 289
Fermi GPU, 306
ISA, A-5, A-12
locks via coherence, 389
loop-level parallelism, 316
memory consistency, 392
NVIDIA GPU Memory, 304–305
procedure invocation options, A-19
random, distribution, D-26 to D-34
register allocation, A-26 to A-27

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required