Design Recipes for FPGAs, 2nd Edition

Chapter 6

Synthesis

Abstract

This chapter introduces the key concept for modern FPGA design of synthesis. This process is the translation of a behavioral hardware description language representation into the low level bits that are programmed onto the hardware device. This chapter will review some of the design trade-offs commonly made between power, speed and area to ensure the design is functionally correct, and also optimized in the manner the designer requires.

Keywords

Synthesis

Optimization

Data path logic

6.1 Introduction

The original intention of hardware description languages was to have a design specification language for digital circuits. The main goal of the work was to have a design representation that could be simulated to test ...