O'Reilly logo

Designing SOCs with Configured Cores by Steve Leibson

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

6.12. 16-bit Multiply and Multiply/Accumulate Instructions

The 212GP, 232L, and 570T Diamond processor cores implement the 16-bit multiply and 16/32-bit multiply/accumulate instructions listed in Tables 6.9 and 6.10, respectively. The 16-bit multiply instructions use the general-purpose register file entries as sources and destinations.

Table 6.9. 16-bit multiply instructions
Instruction mnemonicInstruction definition
MUL16S16-bit, two’s-complement multiply with 32-bit result.
MUL16U16-bit, unsigned multiply with 32-bit result.
Table 6.10. 16-bit multiply/accumulate instructions
Instruction mnemonicInstruction definition
LDDECLoad MAC16 data register with auto decrement.
LDINCLoad MAC16 data register with auto increment.
UMUL.AA.qqUnsigned multiply ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required