O'Reilly logo

Designing SOCs with Configured Cores by Steve Leibson

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

6.7. Diamond-Core Ports and Queues

In addition to the various local buses described above, most of the Diamond processor cores have a pair of 32-bit I/O ports, a pair of 32-bit I/O queue interfaces, or both the I/O-port and queue-interface pairs. (Detailed port and queue-interface discussions appear in Chapter 4.) The Diamond processor cores’ ports and queue interfaces allow fast I/O transactions to occur without the use of a multi-cycle bus transaction—that’s why port and queue I/O is so fast.

The 108Mini and 212GP processor cores each have a 32-bit input and a 32-bit output port. One processor instruction can read the input port and another instruction places data on the output port. Both the 330HiFi and 545CK processor cores have a 32-bit ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required