7.5. System Design with Diamond 108Mini Processor Cores
Figure 7.5 shows a system built with four Diamond 108Mini processor cores. The processor cores can communicate with global memory over the shared 32-bit PIF bus and with each other’s local memories using the Diamond processor cores’ inbound-PIF feature. A bus arbiter controls access to the PIF bus. Local/Global address-translation blocks attached to each processor’s PIF bus perform the critical function of mapping the attached processor’s local address space into one unified global address map.
Figure 7.5. This 4-processor system design allows the master Diamond 108Mini processor (shown on the left) to control the operation of the other three processors through their Reset, Run/Stall, and ...
Get Designing SOCs with Configured Cores now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
