September 2014
Intermediate to advanced
448 pages
9h 45m
English
primitive
instance
instantiation
identifier
module
port
hierarchical design
timescale
This chapter introduces the most fundamental building blocks of a Verilog design. It shows how components can be used to build up a design hierarchy and includes several constructs ...