Chapter 12
DSP Optimization – Memory Optimization
Chapter Outline
Compiler flags and flag mining
Target ISA for size and performance tradeoffs
Caveat emptor: compiler optimization orthogonal to code size!
Overview of memory optimization
Vectorization and the dynamic code-compute ratio
Data structures, arrays of data structures, and adding it all up!
Loop optimizations for memory performance
Introduction
Optimization metrics for compiled code are not always measured in resulting execution clock cycles on the target ...
Get DSP for Embedded and Real-Time Systems now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.