R12.6 Modern Routing Considerations
[Chaudhary 1993] K. Chaudhary, A. Onozawa, E.S. Kuh, A spacing algorithm for performance and crosstalk reduction Proc. IEEE Int. Conf. on Computer-Aided Design November 1993, 697-702
[Chen 2008a] H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, B. Han, Full-chip routing considering double-via insertion IEEE Trans. on Computer-Aided Design 27 5 May 2008, 844-857
[Chen 2007a] T.-C. Chen, Y.-W. Chang, Multilevel full-chip gridless routing with applications to optical proximity correction IEEE Trans. on Computer-Aided Design 26 6 June 2007, 1041-1053
[Chen 2007b] H.-Y. Chen, S.-J. Chou, S.-L. Wang, Y.-W. Chang, Novel wire density driven full-chip routing for CMP variation control Proc. IEEE/ACM Int. ...
Get Electronic Design Automation now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
