Emerging Nanotechnology for Integration of Nanostructures in Nanoelectronic Devices
Labo. des Technologies de la Microélectronique, CNRS & Univ. Joseph Fourier 17 Rue des Martyrs, F38054 Grenoble, France
IMEP-LAHC/Minatec, Grenoble-INP, 3 parvis Louis Neel, Grenoble, France
CEA-LETI/Minatec, 17 Rue des Martyrs, F38054 Grenoble, France
CEA-INAC/SiNaPS, 17 Rue des Martyrs, F38054 Grenoble, France
Scaling down of semiconductor devices is the driving force for the development of new applications (mobile phone, memory cards, sensors, etc.). Up to now, device downscaling has been enabled by the top-down approach, combining lithography and etching technologies. However, we will soon reach the limitation of this approach to form nanostructures with uniform properties. In this context, the bottom-up approach, i.e. elaborating nanostructures in a self-ordered manner and integrating them directly into devices, seems to be a promising way to push towards miniaturization of microelectronics components and to create new functionalities.1
In this chapter, we will focus our attention on two emerging nanotechnologies we have developed to fabricate, organize and integrate nanomaterials (nanodots, nanowires) in nanoelectronics devices. ...