O'Reilly logo

High Performance Parallelism Pearls Volume One by James Jeffers, James Reinders

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Chapter 6

Parallel Evaluation of Fault Tree Expressions

Jefferson Amstutz    SURVICE Engineering, USA

Abstract

Intel Xeon Phi coprocessors present a large amount of available parallelism in a single device. Large core counts (> 50) and wide SIMD vector instructions present a lot of available computation lanes of parallelism. Multithreaded applications became much more common when multicore processors became ubiquitous. Thread level parallelism has been made very easy with threading APIs such as OpenMP, CILK Plus, and Threading Building Blocks. In many cases, however, effective SIMD utilization is not as straightforward as multithreading. A purely scalar code can only use about 1/16th of the single precision FLOPs of a coprocessor, even while ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required