Chapter 4

Knights Landing architecture

Abstract

Dives deeply into the Knights Landing architecture. Describes the tile and core architecture, as well as the cluster modes and memory modes supported by Knights Landing.

Keywords

Cluster modes; VPU; All-to-all cluster mode; Quadrant cluster mode; BIOS; NUMA; DIMM; DDR; DDR4; Knights Landing; Knights Corner; Second generation Intel® Xeon Phi™; High-bandwidth memory; Cluster mode; DDR; MCDRAM; MESIF; Mesh; Tile; μop; CHA; MEU; gskew; FEU; PCIe; Icache; ITLB; TLB; Advanced vector extensions; AVX-512; BIU; Memory interleaving

What is new with Knights Landing in this chapter?

This entire chapter is about Knights Landing.

In this chapter, we provide further details on the Knights Landing architecture ...

Get Intel Xeon Phi Processor High Performance Programming, 2nd Edition now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.

Start your free trial