13.3. Design Models for Component Abstraction
This section introduces ROSES, a system-level methodology for multiprocessor SoC design starting from a virtual architecture and using a communication refinement approach. The system is described as a virtual architecture made of a set of virtual components interconnected via communication channels. A virtual component consists of a wrapper and a component (or module). The component corresponds to software tasks or a hardware function. The wrapper adapts accesses from the component to the channels connected to the virtual component. The component and the channel(s) can be different in terms of (1) communication protocol, (2) abstraction level, and (3) specification language. Depending on the difference, ...
Get Multiprocessor Systems-on-Chips now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.