[bib08_1] [1] T. Ahonen, D.A. Siguenza-Tortosa, H. Bin and J. Nurmi, “Topology Optimization for Application Specific Networks on Chip,” SLIP, International Workshop on System Level Interconnect Prediction, February 2004, pp. 53–60.
[bib08_2] [2] L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli and M. Olivieri, “MPARM: Exploring the Multi-processor SoC Design Space with SystemC,” Journal of VLSI Signal Processing, Vol. 41, 2005, pp. 169–182.
[bib08_3] [3] D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini and G. De Micheli, “NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip,” IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 2, February 2005, pp. 113–129.
[bib08_4] [4] M. ...
Get Networks on Chips now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
