Chapter 6. Network Interface Architecture and Design Issues[*]
Network interfaces (NIs) are usually denoted as the glue logic necessary to adapt communicating cores to the on-chip network. Historically, embedded system processors have been natively designed with bus-specific interfaces [3–9]. As a consequence, hardware sub-modules of communication architectures have been directly exposed to core interfaces. The request-grant signaling between AMBA (Advanced Microcontroller Bus Architecture) AHB (Advanced High-performance Bus) master interfaces and the bus arbiter is an example thereof, and causes the arbiter design to be instance specific, thus not reusable without modifications across a number of different hardware platforms.
As the level of system ...
Get Networks on Chips now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
