[ch25bib025_001] [1] J. R. Cavallaro, F. T. Luk. CORDIC arithmetic for an SVD processor. Journal of Parallel and Distributed Computing 5, 1988.
[ch25bib025_002] [2] J. R. Cavallaro, F. T. Luk. Floating-point CORDIC for matrix computations. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, October 1988.
[ch25bib025_003] [3] L. W. Chang, S. W. Lee. Systolic arrays for the discrete Hartley transform. IEEE Transactions on Signal Processing 29(11), November 1991.
[ch25bib025_004] [4] W. H. Chen, C. H. Smith, S. C. Fralick. A fast computational algorithm for the discrete cosine Transform. IEEE Transactions on Communications C-25, September 1977.
[ch25bib025_005] [5] Cray Research. Cray XD1 Supercomputer ...
Get Reconfigurable Computing now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
