Skip to Content
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
book

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

by Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter
March 2006
Intermediate to advanced
576 pages
11h 43m
English
Wiley-Interscience
Content preview from Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

10

CIRCUIT SYNTHESIS: GENERAL PRINCIPLES

This chapter is a summary of digital system architecture. The general problem dealt with is the synthesis of a digital circuit implementing some given algorithm, in such a way that a set of conditions related to the costs and the delays are satisfied. The costs to be taken into account could be

  • the number of cells in the case of an application specific integrated circuit (ASIC) or a field programmable gate array (FPGA),
  • the number of integrated circuits if standard components are used.

There are other costs, among them those related to the circuit packages, such as

  • the number of pins of the integrated circuits,
  • the electric power consumption.

The most important timing conditions concern the data input and output operations, among others,

  • the maximum delay between the input of a data set and the output of the result (latency),
  • the maximum sample frequency (throughput).
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ASIC and FPGA Verification

ASIC and FPGA Verification

Richard Munden

Publisher Resources

ISBN: 9780471687832Purchase book