Appendix D. NVIC, SCB, and SysTick Registers Quick Reference

NVIC Register Summary

AddressNameCMSIS SymbolFull Name
0xE000E100ISERNVIC->ISERInterrupt Set Enable Register
0xE000E180ICERNVIC->ICERInterrupt Clear Enable Register
0xE000E200ISPRNVIC->ISPRInterrupt Set Pending Register
0xE000E280ICPRNVIC->ICPRInterrupt Clear Pending Register
0xE000E400IPR0-7NVIC->IPR[0] to NVIC->IPR[7]Interrupt Priority Register

Interrupt Set Enable Register (NVIC -> ISER)

To enable an interrupt with a CMSIS-compliant device driver library, please use the NVIC_EnableIRQ function:
AddressNameTypeReset ValueDescriptions
0xE000E100SETENAR/W0x00000000
Set enable for Interrupts 0 to 31; write 1 to set bit to 1, write 0 has no effect
Bit[0] for Interrupt #0 (exception #16)
Bit[1] for ...

Get The Definitive Guide to the ARM Cortex-M0 now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.