Memory Protection Unit (MPU)
Abstract
This chapter explains the usage of the MPU, the programmer’s model, features and how to configure the MPU. A comparison between the MPU in the ARM® Cortex®-M3/M4 processors and Cortex-M0+ processor is also covered.
Keywords
MPU; region; attributes; permission; sub-region disable; alias; OS; background region
Chapter Outline
Get The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors, 3rd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.