O'Reilly logo

The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition by Joseph Yiu

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Appendix D

NVIC, SCB, and SysTick Registers Quick Reference

D.1. NVIC Register Summary

Table D.1 listed the NVIC registers for interrupt control functions.

Table D.1

Summary of NVIC registers for interrupt control

AddressNameCMSIS symbolFull name
0xE000E100ISERNVIC-> ISERInterrupt Set Enable Register
0xE000E180ICERNVIC-> ICERInterrupt Clear Enable Register
0xE000E200ISPRNVIC-> ISPRInterrupt Set Pending Register
0xE000E280ISCPRNVIC-> ISPRInterrupt Clear Pending Register
0xE000E400IPR0-7NVIC-> IPR[0] to NVIC-> IPR[7]Interrupt Priority Register

image

D.1.1. Interrupt Set Enable Register (NVIC-> ISER)

In general, for enabling an interrupt with a CMSIS compliant device ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required