NVIC, SCB, and SysTick Registers Quick Reference
D.1. NVIC Register Summary
Table D.1
Summary of NVIC registers for interrupt control
Address | Name | CMSIS symbol | Full name |
0xE000E100 | ISER | NVIC-> ISER | Interrupt Set Enable Register |
0xE000E180 | ICER | NVIC-> ICER | Interrupt Clear Enable Register |
0xE000E200 | ISPR | NVIC-> ISPR | Interrupt Set Pending Register |
0xE000E280 | ISCPR | NVIC-> ISPR | Interrupt Clear Pending Register |
0xE000E400 | IPR0-7 | NVIC-> IPR[0] to NVIC-> IPR[7] | Interrupt Priority Register |
D.1.1. Interrupt Set Enable Register (NVIC-> ISER)
Get The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.