Debugging With CoreSight
Abstract
The Cortex-M processor family includes a debug architecture called Coresight. This chapter examines the software and hardware requirements to use Coresight. This chapter will also cover the many advanced features provided by a typical Cortex-M Coresight implementation.
Keywords
Coresight; JTAG; Embedded Trace Macrocell; ETM; Instrumentation Trace; ITM; Debug Adapter; Ulink; Jlink; Micro Trace Buffer; Component viewer; Event viewer; Power analysis
Introduction
Many developers who start work with a Cortex-M microcontroller assume that its debug system is a form of “JTAG” interface. In fact, a Cortex-M processor has a debug architecture called “CoreSight,” which is considerably more powerful. In addition to ...
Get The Designer's Guide to the Cortex-M Processor Family, 3rd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
