O'Reilly logo

The Unabridged Pentium 4 IA32 Processor Genealogy by Bob Colwell, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

The Write-Through Cache

Introduction

A cache can be designed either as a Write-Through (WT) cache or as a Write Back (WB) cache. The following subsections provide a description of a WT cache's basic operation.

On a Load Miss

When a load is executed, the processor takes the following actions (this example assumes that the cache lookup results in a cache miss):

  1. The load cannot be completed until the requested data has been obtained and placed in the specified target register.

  2. The processor submits the start memory address specified by the load to the on-die cache for a lookup. This example assumes that the lookup results in a cache miss.

  3. The cache forwards the load request upstream to the next level of memory. In an IA32 processor that only implemented ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required