July 2004
Intermediate to advanced
1744 pages
35h 3m
English
The 90nm version of the Pentium® 4 processor includes a number of improvements to enhance the performance of the Hyper-Threading feature.
In the earlier versions of the Pentium® 4 processor, the Data Cache would not block the servicing of load/store requests until four cache misses had occurred. This number has been increased to eight. While this has little effect on a processor executing a single thread, it enhances performance when both logical processors are executing threads (if the threads are accessing different data sets).
Refer to Figure 42-3 on page 1107. The size of the μop Queue that feeds the instruction pipeline has been increased ...
Read now
Unlock full access