O'Reilly logo

The Unabridged Pentium 4 IA32 Processor Genealogy by Bob Colwell, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

The Address and Data Strobes

Delivering the Request

When a transaction is initiated, the initiating agent outputs two packets of information that completely describe the transaction.

The P6 Request Delivery Method

Refer to Figure 43-2 on page 1120. On the P6 FSB, all of the other agents on the FSB latch the two packets on the rising-edge of the BCLK signal. The time it takes for the entire request (both packets) to be output is therefore two BCLK cycles.

Figure 43-2. Two Information Packets Broadcast during P6 Request Phase

The Pentium® 4/M Request Delivery Method

Refer to Figure 43-3 on page 1121. On the Pentium® 4/M FSB, two new Address Strobe ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required