The Response Phase Parity


The RS[2:0]# signals are protected by the RSP# parity bit. RSP# is driven in each BCLK cycle of the Response Phase, it must be left high or driven low to force an even number of electrical lows in the overall 4-bit pattern. Note that if the Response Agent stalls the Response Phase (because it doesn't have the response ready to be delivered yet), proper parity must be provided for each Idle response until the actual response is driven.

ChipSet Response Phase Parity Checking and Reporting

Refer to Figure 51-16 on page 1274. The example system shown is a PCI Express-based system and the device that connects the processors to the remainder of the system is referred to as the Root Complex. In a PCI or a PCI-X based ...

Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.

O’Reilly members experience live online training, plus books, videos, and digital content from nearly 200 publishers.