July 2004
Intermediate to advanced
1744 pages
35h 3m
English
The chipset causes the processor to enter SMM by generating an SMI# to the processor. The processor recognizes the interrupt on the next instruction boundary.
When the SMI is recognized by the processor, the processor saves the processor's register set to the State Save Area before proceeding. The processor does not recognize any hardware interrupts during the State Save operation. Once the register set has been saved, the processor disables all hardware interrupts in the following manner:
EFlags[IF] is cleared to 0, disabling the processor's ability to recognize external hardware interrupts delivered on the INTR (i.e., LINT0) input (or by the delivery of an IPI to the ...
Read now
Unlock full access