Entering SMM
The SMI Interrupt Is Generated
The chipset causes the processor to enter SMM by generating an SMI# to the processor. The processor recognizes the interrupt on the next instruction boundary.
No Interruptions Please
General
When the SMI is recognized by the processor, the processor saves the processor's register set to the State Save Area before proceeding. The processor does not recognize any hardware interrupts during the State Save operation. Once the register set has been saved, the processor disables all hardware interrupts in the following manner:
EFlags[IF] is cleared to 0, disabling the processor's ability to recognize external hardware interrupts delivered on the INTR (i.e., LINT0) input (or by the delivery of an IPI to the ...
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
