O'Reilly logo

The Unabridged Pentium 4 IA32 Processor Genealogy by Bob Colwell, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Interrupt Messages

Introduction

Interrupt messages can be categorized as follows:

  1. Inter-Processor Messages sent from the Local APIC of one processor to the Local APIC of one or more other processors, or sent by a Local APIC to itself. The following are inter-processor messages:

    - On a system incorporating multiple P6 family processors on the FSB, the processors exchange a series of BIPI and FIPI messages at startup time to determine which of them will be the Boot Strap processor (BSP). See chapter 4 of the MindShare book entitled Pentium® Pro and Pentium® II System Architecture, Second Edition for more information. These messages were eliminated in the Pentium® 4 processor family.

    - The Startup Inter Processor Interrupt (SIPI) message. This message ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required