Appendix C

Proof of the Two-Terminal Via Placement Heuristic

A formal proof of the two terminal heuristic for placing intertier vias (e.g., TSVs) is described in this appendix. Consider the following expression that describes the critical point (i.e., the derivative of the delay is set equal to zero) for placing a via vj, as illustrated in Fig. C.1,

xj*=[lvj(rjcvjrvjcj+1+rj+1cj+1rjcj+1)+Ruj(cjcj+1)+Δxj(rjrj+1)cj+1+Cdj(rjrj+1)rjcj2rjcj+1+rj+1cj+1]. (C.1)

image (C.1)
image
Figure C.1 Intertier interconnect consisting of m segments connecting two circuits ...

Get Three-Dimensional Integrated Circuit Design, 2nd Edition now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.