April 2003
Intermediate to advanced
336 pages
6h 39m
English
Content preview from Verilog Coding for Logic SynthesisBecome an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.
Table Of Examples
Example 3.1: Verilog Code Using Wire Declaration
Example 3.2: Verilog Code Using Wire Declaration for a 4 Bit Bus
Example 3.3: Verilog Code Using Reg Declaration
Example 3.4: Verilog Code Using Reg Declaration for a 8 Bit Bus
Example 3.5: Verilog Code Showing a Tri Declaration
Example 3.6: Verilog Code Using Strength Assignment
Example 3.7: Example Showing Syntax Defining a UDP
Example 3.8: Verilog Example for Defining a UDP Primitive and Instantiating the Primitive
Example 3.9: Verilog Example for Defining a Sequential UDP Primitive and Instantiating the Primitive
Example 3.10: Verilog Example for Defining a Positive Edge Sequential UDP Primitive and Instantiating the Primitive
Example 4.1: Verilog Example of Module A, Module B and Fullchip Interconnect
Example 4.2: Verilog Code for the Design of Figure 4.4
Example 4.3: Verilog Code for Gated Clock Design Using BOOLEAN Assignment
Example 4.4: Verilog Code for Gated Clock Design Using Gate Instantiation
Example 4.5: Verilog Code for Gated Clock Design Using Gate Instantiation to Drive 32 Flip-flops
Example 4.6: Verilog Code for an Asynchronous Reset Design
Example 4.7: Verilog Code for a Synchronous Reset Design
Example 4.8: Verilog Code Showing Usage of Non-blocking Statement
Example 4.9: Verilog Code for Example 4.8 with the Output Assignment Re-arranged
Example 4.10: Verilog Code for Example 4.9 with the Output Assignment Re-arranged
Example 4.11: Verilog Code for Testbench for Simulation of Examples 4.8, 4.9 ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Read now
Unlock full access
More than 5,000 organizations count on O’Reilly
O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.Julian F.
I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.Addison B.
I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.Amir M.
I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.