Chapter 9. Useful Modeling Techniques

We learned the basic features of Verilog in the preceding chapters. In this chapter. we will discuss additional features that enhance the Verilog language, making it powerful and flexible for modeling and analyzing a design.

Learning Objectives

  • Describe procedural continuous assignment statements assign, deassign, force, and release. Explain their significance in modeling and debugging.

  • Understand how to override parameters by using the defparam statement at the time of module instantiation.

  • Explain conditional compilation and execution of parts of the Verilog description.

  • Identify system tasks for file output, displaying hierarchy, strobing, random number generation, memory initialization, and value change dump ...

Get Verilog® HDL: A Guide to Digital Design and Synthesis, Second Edition now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.